

16-BIT, 800 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

FEATURES

- Dual, 16-Bit, 800 MSPS DACs
- Dual, 16-Bit, 250 MSPS CMOS Input Data
 - 16 Sample Input FIFO
 - Flexible input data bus options
- High Performance
 - 81 dBc ACLR WCDMA TM1 at 70 MHz
- 2x-32x Clock Multiplying PLL/VCO
- Selectable 2x–8x Interpolation Filters
 - Stop-band Attenuation > 80 dB
- Complex Mixer with 32-Bit NCO
- Digital Quadrature Modulator Correction
 - Gain, Phase and Offset Correction
- Digital Inverse SINC Filter
- 3- or 4-Wire Serial Control Interface
- On Chip 1.2-V Reference
- Differential Scalable Output: 2 to 20 mA
- Package: 64-pin 9×9mm QFN

APPLICATIONS

- Cellular Base Stations
- Broadband Wireless Access (BWA)
- WiMAX 802.16
- Fixed Wireless Backhaul
- Cable Modem Termination System (CMTS)

DESCRIPTION

The DAC5688 is a dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with dual CMOS digital data bus, integrated 2x-8x interpolation filters, a fine frequency mixer with 32-bit complex numerically controlled oscillator (NCO), on-board clock multiplier, IQ compensation, and internal voltage reference. Different modes of operation enable or bypass various signal processing blocks. The DAC5688 offers superior linearity, noise, crosstalk and PLL phase noise performance.

The DAC5688 dual CMOS data bus provides 250 MSPS input data transfer per DAC channel. Several input data options are available: dual-bus data, single-bus interleaved data, even and odd multiplexing at half-rate, and an input FIFO with either external or internal clock to ease interface timing. Input data can interpolated 2x, 4x or 8x by on-board digital interpolating FIR filters with over 80 dB of stop-band attenuation.

The DAC5688 allows both complex or real output. An optional 32-bit NCO/mixer in complex mode provides frequency upconversion and the dual DAC output produces a complex Hilbert Transform pair. A digital Inverse SINC filter compensates for natural DAC Sin(X)/X frequency roll-off. The digital Quadrature Modulator Correction (QMC) feature allows IQ compensation of phase, gain and offset to maximize sideband rejection and minimize LO feed-through of an external quadrature modulator performing the final single sideband RF up-conversion.

The DAC5688 is characterized for operation over the industrial temperature range of -40°C to 85°C and is available in a 64-pin 9x9mm QFN package.

ORDERING INFORMATION(1)

Order Code T _A = -40°C to 85°C	Package Qty Tape and Reel Format	Package Drawing/Type ^{(2) (3)}
DAC5688IRGCT	250	RGC / 64QFN
DAC5688IRGCR	2000	Quad Flatpack No-Lead

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Thermal Pad Size: 7,4 mm × 7,4 mm
- (3) MSL Peak Temperature: Level-3-260C-168 HR




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



PINOUT





TERMINAL FUNCTIONS

TERMINAL		1/0	DESCRIPTION		
NAME NO.		1/0	DESCRIPTION		
AVDD	51, 54, 55, 59, 62	ı	Analog supply voltage. (3.3V)		
BIASJ	57	0	Full-scale output current bias. For 20mA full-scale output current, connect a 960 Ω resistor to GND.		
CLK2	2	I	With the clock multiplier PLL enabled, CLK2 provides lower frequency reference clock. If the PLL is disabled, CLK2 directly provides clock for DAC up to 800 MHz.		
CLK2C	3	I	Complementary CLK2 input.		
CLKO_CLK1	25	I/O	In Dual and External Clock Modes, provides lower frequency input clock (CLK1). Optionally provides clock (CLKO) output for data bus. Internal pull-down.		
LOCK_ CLK1C	26	I/O	Complementary CLK1 signal if configured as a differential input. In PLL mode, optionally outputs PLL lock status. Internal pull-down.		
CLKVDD	1	I	Internal clock buffer supply voltage. (1.8V)		
DA[150]	7, 8, 11–24	I	A-Channel Data Bits 0 through 15. DA15 is most significant data bit (MSB) – pin 7 DA0 is least significant data bit (LSB) – pin 24 Internal pull-down. The order of bus can be reversed via CONFIG4 reva bit.		
DB[150]	40–43, 27–38	I	B-Channel Data Bits 0 through 15. DB15 is most significant data bit (MSB) – pin 43 DB0 is least significant data bit (LSB) – pin 27 Internal pull-down. The order of bus can be reversed via CONFIG4 revb bit.		
DVDD	10, 39, 50, 63	I	Digital supply voltage. (1.8V)		
EXTIO	56	I/O	Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as internal reference output when EXTLO = GND, requires a $0.1\mu F$ decoupling capacitor to GND when used as reference output		
EXTLO	58	0	Connect to GND for internal reference, or AVDD for external reference.		
GND	4, Thermal Pad	1	Pin 4 and the Thermal Pad located on the bottom of the QFN package is ground for AVDD, DVDD and IOVDD supplies.		
IOUTA1	52	0	A-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full scale current sink and the least positive voltage on the IOUTA1 pin. Similarly, a 0xFFFF data input results in a 0 mA current sink and the most positive voltage on the IOUTA1 pin. In single DAC mode, outputs appear on the IOUTA1/A2 pair only.		
IOUTA2	53	0	A-Channel DAC complementary current output. The IOUTA2 has the opposite behavior of the IOUTA1 described above. An input data value of 0x0000 results in a 0mA sink and the most positive voltage on the IOUTA2 pin.		
IOUTB1	61	0	B-Channel DAC current output. Refer to IOUTA1 description above.		
IOUTB2	60	0	B-Channel DAC complementary current output. Refer to IOUTA2 description above.		
IOVDD	9	I	3.3V supply voltage for all digital I/O. Note: This supply input should remain at 3.3V regardless of the 1.8V or 3.3V selectable digital input switching thresholds via CONFIG26 io_1p8_3p3 .		
LPF	64	I	PLL loop filter connection. If not using the clock multiplying PLL, leave the LPF pin open. Set PLL_sleep and clear PLL_ena control bits for reduced power dissipation.		
SYNC	5	I	Optional SYNC input for internal clock dividers, FIFO, NCO and QMC blocks. Internal pull-down.		
RESETB	49	I	Resets the chip when low. Internal pull-up.		
SCLK	47	I	Serial interface clock. Internal pull-down.		
SDENB	48	I	Active low serial data enable, always an input to the DAC5688. Internal pull-up.		
SDIO	46	I/O	Bi-directional serial data in 3-pin mode (default). In 4-pin interface mode (CONFIG5 sif4), the SDIO pin is an input only. Internal pull-down.		
SDO	45	0	Uni-directional serial interface data in 4-pin mode (CONFIG5 sif4). The SDO pin is tri-stated in 3-pin interface mode (default). Internal pull-down.		
TXENABLE	6	I	Transmit enable input. Internal pull-down.		
VFUSE	44	I	Digital supply voltage. (1.8V) This supply pin is also used for factory fuse programming. Connect to DVDD pins for normal operation.		



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply Voltage Range	DVDD ⁽²⁾	-0.5 to 2.3	V
	VFUSE (2)	-0.5 to 2.3	V
	CLKVDD ⁽²⁾	-0.5 to 2.3	V
	AVDD ⁽²⁾	-0.5 to 4	V
	IOVDD ⁽²⁾	-0.5 to 4	V
Supply Voltage Range	AVDD to DVDD	-2 to 2.6	V
	CLKVDD to DVDD	-0.5 to 0.5	V
	IOVDD to AVDD	-0.5 to 0.5	V
	CLK2, CLK2C ⁽²⁾	-0.5 to CLKVDD + 0.5	V
	CLKO_CLK1, LOCK_CLK1C, SLEEP, TXENABLE (2)	-0.5 to IOVDD + 0.5	V
	DA[150] ,DB[150] ⁽²⁾	-0.5 to IOVDD + 0.5	V
	SDO, SDIO, SCLK, SDENB, RESETB (2)	-0.5 to IOVDD + 0.5	V
	IOUTA1/B1, IOUTA2/B2 (2)	-0.5 to AVDD + 0.5	V
	LPF, EXTIO, EXTLO, BIASJ (2)	-0.5 to AVDD + 0.5	V
Peak input current (any input)		20 mA	mA
Peak total input current (all inputs	s)	–30 mA	mA
Operating free-air temperature ra	nge, T _A : DAC5688I	-40 to 85	°C
Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

THERM	THERMAL CONDUCTIVITY 6			
TJ	T _J Maximum Junction Temperature ⁽¹⁾		°C	
0	Theta junction-to-ambient (still air)	20	°C/W	
θ_{JA}	Theta junction-to-ambient (150 lfm)	16	*C/VV	
θ_{JC}	Theta junction-to-case	7	°C/W	
$\theta_{\sf JP}$	Theta junction-to-pad	0.2	°C/W	

(1) Air flow or heat sinking reduces θ_{JA} and may be required for sustained operation at 85° under maximum operating conditions.

⁽²⁾ Measured with respect to GND.



ELECTRICAL CHARACTERISTICS (DC SPECIFICATIONS)

over recommended operating free-air temperature range, AVDD, IOVDD = 3.3 V, DVDD, CLKVDD = 1.8 V, Iout_{FS} = 20 mA, Measured differential across IOUTA1 and IOUTA2 or IOUTB1 and IOUTB2 with 25 Ω each to AVDD.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TION		16			Bits
JRACY					
Integral nonlinearity	$1 LSB = IOUT_{FS}/2^{16}$		±4		LSB
Differential nonlinearity			±2		LSB
OUTPUT					
Course gain linearity			± 0.04		LSB
Offset error mid code offset			0.01		%FSR
Gain error	With external reference		1		%FSR
	With internal reference		0.7		%FSR
Gain mismatch	With internal reference, dual DAC mode	-2		2	%FSR
Minimum full scale output current	Nominal full-scale current, $IOUT_{FS} = 16 \times IBIAS$ current.		2		
Maximum full scale output current			20		mA
Output compliance range ⁽¹⁾	IOUT _{FS} = 20 mA	AVDD - 0.5V		AVDD	V
Output resistance		- 0.5 V	300	+ 0.5 V	kΩ
Output capacitance			5		pF
NCE OUTPUT		1			
Reference output voltage	Internal Reference Mode	1.14	1.2	1.26	V
Reference output current (2)			100		nA
NCE INPUT					
Input voltage range	External Reference Mode	0.1		1.25	V
Input resistance			1		МΩ
•	CONFIG26: isbiaslpf a and isbiaslpf b = 1		95		
Small signal bandwidth	. –		472		kHz
Input capacitance			100		pF
ATURE COEFFICIENTS					
Offset drift			±1		
	With external reference		±15		ppm of
Gain drift	With internal reference		±30		FSR/°C
Reference voltage drift			±8		ppm/°C
SUPPLY				l.	
AVDD, IOVDD		3.0	3.3	3.6	V
DVDD, CLKVDD		1.71	1.8	2.15	V
Power supply rejection ratio		-0.2		0.2	%FSR/V
AVDD + IOVDD current, 3.3V	Mode 1: ×8 Interp, PLL on, QMC = off, ISINC = off,		150		mA
DVDD + CLKVDD current, 1.8V	DAC A+B on, $F_{IN} = 5$ MHz Tone, NCO = 145 MHz,		450		mA
	F _{OUT} = 150 MHZ, F _{DAC} = 500 MHZ				mW
AVDD + IOVDD current, 3.3V	Mode 2: ×8 Interp, PLL off, QMC = on, ISINC = on,		140		mA
DVDD + CLKVDD current, 1.8V	DAC A+B on, F _{IN} = 5 MHz Tone, NCO = 91 MHz		520		mA
Power Dissipation	F _{OUT} = 96 MHz, F _{DAC} = 614.4 MHz		1400		mW
AVDD + IOVDD current, 3.3V	Mode 3 (Max): ×4 Interp, PLL on, QMC = on, ISINC = on,		150		mA
	DAC A+B on, F _{IN} = 5 MHz Tone, NCO = 135 MHz,				
DVDD + CLKVDD current, 1.8V			700		mA
DVDD + CLKVDD current, 1.8V	DAC A+B on, F _{IN} = 5 MHz Tone, NCO = 135 MHz, F _{OUT} = 140 MHz, F _{DAC} = 800 MHz			1950	
DVDD + CLKVDD current, 1.8V Power Dissipation	F _{OUT} = 140 MHz, F _{DAC} = 800 MHz		1750	1950	mW
DVDD + CLKVDD current, 1.8V				1950	
	Differential nonlinearity OUTPUT Course gain linearity Offset error mid code offset Gain error Gain mismatch Minimum full scale output current Maximum full scale output current Output compliance range(1) Output resistance Output capacitance NCE OUTPUT Reference output voltage Reference output current(2) NCE INPUT Input voltage range Input resistance Small signal bandwidth Input capacitance ATURE COEFFICIENTS Offset drift Gain drift Reference voltage drift SUPPLY AVDD, IOVDD DVDD, CLKVDD Power supply rejection ratio AVDD + IOVDD current, 3.3V DVDD + CLKVDD current, 1.8V Power Dissipation	Differential nonlinearity OUTPUT Course gain linearity Offset error mid code offset Gain error With external reference With internal reference, dual DAC mode Nominal full-scale current, IOUT _{FS} = 16 × IBIAS current. Maximum full scale output current Maximum full scale output current Output compliance range (1) Output resistance Output capacitance OCE OUTPUT Reference output voltage Reference output current(2) Internal Reference Mode Reference output current(2) Input voltage range Input resistance CONFIG26: isbiaslpf_a and isbiaslpf_b = 1 CONFIG26: isbiaslpf_a and isbiaslpf_b = 0 Input capacitance ATURE COEFFICIENTS Offset drift With external reference With internal reference	Differential nonlinearity OUTPUT Course gain linearity OUTPUT Course gain linearity OUTSet error mid code offset Gain error With external reference With internal reference, dual DAC mode -2 Minimum full scale output current Maximum full scale output current Maximum full scale output current Maximum full scale output current Output capacitance IOUTFS = 20 mA AVDD -0.5V Output resistance OUtput resistance INTERNATION OF STAND OF ST	Differential nonlinearity	Differential nonlinearity

⁽¹⁾ The upper limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5688 device. The lower limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

⁽²⁾ Use an external buffer amplifier with high impedance input to drive any external load.



ELECTRICAL CHARACTERISTICS (AC SPECIFICATIONS)

Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3 V, DVDD, CLKVDD = 1.8 V, IOUT_{FS} = 20 mA

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT		
ANALO	G OUTPUT ⁽¹⁾					'			
f _{DAC}	Maximum output update rate			800			MSPS		
t _{s(DAC)}	Output settling time to 0.1%	Transition: Code 0x0000 to 0xFFFF			10.4		ns		
t _{pd}	Output propagation delay	DAC outputs are updated on falling edge of Does not include Digital Latency (see below			2		ns		
$t_{r(IOUT)}$	Output rise time	10% to 90%			220		ps		
t _{f(IOUT)}	Output fall time	90% to 10%			220		ps		
		No Interp, NCO off, QMC off, ISINC = off, P	LL = off		109				
		x2 Interpolation, NCO off, QMC off, ISINC =	off, PLL = off		172				
		x4 Interpolation, NCO off, QMC off, ISINC =	off, PLL = off		276		DAC		
	Digital Latency	x8 Interpolation, NCO off, QMC off, ISINC =	off, PLL = off		488		clock		
		x8 Interpolation, NCO on, QMC off, ISINC =	off, PLL = off		512		cycles		
		x8 Interpolation, NCO off, QMC on, ISINC =	off, PLL = off		528				
		x8 Interpolation, NCO off, QMC off, ISINC =	on, PLL = off		548				
AC PER	RFORMANCE (2)					'			
			F _{OUT} = 10.1 MHz		83				
SFDR	Spurious free dynamic range		F _{OUT} = 20.1 MHz		79		dBc		
	Signal-to-Noise Ratio	×4 Interp, PLL off, CLK2 = 800 MHz,	NCO= 10 MHz, F _{OUT} = 20.1 MHz		72				
CNID		DAC A+B on, 0 dBFS Single tone, F _{IN} = 10.1 MHz,	NCO= 60 MHz, F _{OUT} = 70.1 MHz		68		-ID-		
SNR		Signal-10-Noise Ratio	$F_{OUT} = F_{IN} + NCO$	NCO= 140 MHz, F _{OUT} = 150.1 MHz		64		dBc	
			NCO= 290 MHz, F _{OUT} = 300.1 MHz		57				
		d-order ×4 Interp, PLL off, CLK2 = 800 MHz,	NCO= 40 MHz, F _{OUT} = 51±0.5 MHz		85				
IMD3	Two-Tone intermodulation	DAC A+B on, F _{IN} = 10.5 and 11. 5 MHz,	NCO= 60 MHz, F _{OUT} = 71±0.5 MHz		83		dBc		
	(Each tone at –6 dBFS)	$t - 6 \text{ dBFS}$) $F_{OUT} = F_{IN} + NCO$ NCO= 130 MHz, $F_{OUT} = 141 \pm 0.5 \text{ MHz}$			74				
IMD	Four-tone Intermodulation to Nyquist (Each tone at –12 dBFS)	\times 4 Interp, PLL off, CLK2 = 800 MHz, DAC A F _{IN} = 9.8, 10.4, 11.6 and 12.2 MHz (600kHz F _{OUT} = F _{IN} + NCO = 140±1.2 MHz			73		dBc		
		×8 Interp, PLL off, CLK2 = 737.28 MHz, DAC A+B on, F _{IN} = 23 .04 MHz, NCO = off	Single Carrier, F _{OUT} = 23.04 MHz		81				
ACLR	Adjacent Channel	×8 Interp, PLL off, CLK2 = 737.28 MHz,	Single Carrier, F _{OUT} = 70MHz		81		dBc		
(-)	Leakage Ratio	DAC A+B on, F_{IN} = Baseband I/Q, F_{OUT} = NCO	Single Carrier, F _{OUT} = 140MHz		78				
		1.001	Four Carrier, F _{OUT} = 140MHz		70				
	Noise Floor	×8 Interp, PLL off, CLK2 = 737.28 MHz,	Single Carrier Noise Floor		101		dBm		
	Noise Floor, Noise Spectral Density	DAC A+B on, F _{IN} = F _{OUT} = Baseband I/Q,	Single Carrier NSD in 1 MHz BW		161		dBm/Hz		
	(NSD)	50 MHz offset, 1 MHz BW	Four Carrier Noise Floor		101		dBm		
	**		Four Carrier NSD in 1 MHz BW		161		dBm/Hz		

Measured differential across IOUTA1 and IOUTA2 or IOUTB1 and IOUTB2 with 25 Ω each to AVDD.

^{4:1} transformer output termination, 50Ω doubly terminated load W-CDMA with 3.84 MHz BW, 5-MHz spacing, centered at IF. TESTMODEL 1, 10 ms



ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)

Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, DVDD, CLKVDD = 1.8V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMOS IN	TERFACE: SDO, SDIO, SCLK, SDENB, RESETB	, DA[15:0], DB[15:0], SYNC, TXENABLE, CL	KO_CLK1, LOCK	_CLK1C		
\ <i>I</i>	High level in a trade and	CONFIG26 io_1p8_3p3 = 0 (3.3V levels)	2.30			
V _{IH}	High-level input voltage	CONFIG26 io_1p8_3p3 = 1 (1.8V levels)				V
.,		CONFIG26 io_1p8_3p3 = 0 (3.3V levels)			1.00	.,
V_{IL}	Low-level input voltage	CONFIG26 io_1p8_3p3 = 1 (1.8V levels)			0.54	V
I _{IH}	High-level input current		-40		40	μΑ
I _{IL}	Low-level input current		-40		40	μΑ
Cı	CMOS Input capacitance			2		pF
.,	SDO, SDIO	$I_{LOAD} = -100 \mu A$	IOVDD - 0.2			.,
V _{OH}	SDO, SDIO	I _{LOAD} = -2 mA	0.8 × IOVDD			V
.,	SDO, SDIO	I _{LOAD} = 100 μA			0.2	
V _{OL}	SDO, SDIO	I _{LOAD} = 2 mA		0.22×	IOVDD	V
	Input data rate		0		250	MSPS
t _{s(SDENB)}	Setup time, SDENB to rising edge of SCLK		20			ns
t _{s(SDIO)}	Setup time, SDIO valid to rising edge of SCLK		10			ns
t _{h(SDIO)}	Hold time, SDIO valid to rising edge of SCLK		5			ns
t _{SCLK}	Period of SCLK		100			ns
t _{SCLKH}	High time of SCLK		40			ns
t _{SCLK}	Low time of SCLK		40			ns
t _{d(Data)}	Data output delay after falling edge of SCLK			10		ns
t _{RESET}	Minimum RESETB pulse width			25		ns
TIMING P	ARALLEL DATA INPUT: (DUAL CLOCK and DU	AL SYNCHRONOUS CLOCK MODES: Figure	e 32)			
t _s	Setup time	OLIVA/O insurt	1			ns
t _h	Hold time	CLK1/C = input	1			ns
t_align	Max timing offset between CLK1 and CLK2 rising edges	DUAL SYNCHRONOUS BUS MODE only (Typical characteristic)	$\frac{1}{2f_{CLK2}} - 0.55$			ns
TIMING P	ARALLEL DATA INPUT (EXTERNAL CLOCK MO	DDE: Figure 33 and PLL CLOCK MODE: Figure 33	ure 34)			
t _s	Setup time		1			ns
t _h	Hold time	CLKO_CLK1 = input or output. Note: Delay time increases with higher capacitive loads.	1			ns
t _{d(CLKO)}	Delay time	anno morbados marringrior sapasiare isaasi		4.5		ns
CLOCK IN	NPUT (CLK2/CLK2C)				·	
	CLK2/C Duty cycle		40%		60%	
	CLK2/C Differential voltage		0.5	1		V
	CLK2/C Input common mode		2/3 × 0	CLKVDD		V
	CLK2C Input Frequency				800	MHz
CLOCK IN	NPUT (CLK1/CLK1C)					
	CLK1/C Duty cycle		40%		60%	
	CLK1/C Differential voltage		0.5	1.0		V
	CLK1/C Input common mode		IOVI	DD / 2		V
	CLK1/C Input Frequency				250	MHz
сьоск о	UTPUT (CLKO)					
	CLKO Maximum Output Frequency	with 3pF load			160	MHz

Copyright © 2007–2008, Texas Instruments Incorporated




ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)

Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, DVDD, CLKVDD = 1.8V.


PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
PHASE LOCKED LOOP				
Phase noise at 600 kHz offset	100 MHz, 0-dBFS tone, f _{DATA} = 200 MSPS, CLK2/C = 200 MHz,	-1	25	
Phase noise at 6 MHz offset	PLL_m = '00111', PLL_n = '001', (M/N=4) PLL_gain = '11', PLL_range = '1000' (8) x4 Interpolation	-1	46	dBc/ Hz
	PLL gain = '00', PLL range = '0000' (0)	140	270	MHz
	PLL_gain = 00, PLL_range = 0000 (0)	2	15	MHz/V
	PLL gain = '01', PLL range = '0001' (1)	270	440	MHz
	FLL_gain = 01, FLL_range = 0001 (1)	2	90	MHz/V
	PLL_gain = '01', PLL_range = '0010' (2)	370	490	MHz
	FLL_gain = 01, FLL_range = 0010 (2)	2	55	MHz/V
	PLL gain = '01', PLL range = '0011' (3)	450	530	MHz
	PLL_gain = 01, PLL_range = 0011 (3)	2	30	MHz/V
	PLL_gain = '10', PLL_range = '0100' (4)	530	650	MHz
	1 LL_gam = 10,1 LL_tange = 0100 (4)	2	85	MHz/V
	PLL gain = '10', PLL range = '0101' (5)	600	680	MHz
PLL/VCO Operating Frequency,	1 LL_gam = 10,1 LL_tange = 0101 (3)	2	60	MHz/V
Typical VCO Gain	PLL gain = '10', PLL range = '0110' (6)	660	720	MHz
	1 LL_gam = 10,1 LL_tange = 0110 (0)	2	45	MHz/V
	PLL gain = '10', PLL range = '0111' (7)	710	750	MHz
	TLL_gam = 10,1 LL_range = 0111 (7)	2	30	MHz/V
	PLL gain = '11', PLL range = '1000' (8)	750	830	MHz
	1 LL_gam = 11,1 LL_tange = 1000 (0)	2	75	MHz/V
	PLL_gain = '11', PLL_range = '1001' (9)	800	860	MHz
	1 LL_gam = 11,1 LL_tange = 1001 (9)	2	60	MHz/V
	PLL gain = '11', PLL range = '1010' (A)	840	890	MHz
		2	45	MHz/V
	PLL_gain = '11', PLL_range = '1011' (B)	880	910	MHz
		2	35	MHz/V
PFD Maximum Frequency		1	60	MHz




TYPICAL CHARACTERISTICS












Figure 7. Two Tone IMD vs Intermediate Frequency




Figure 6. Out-Of-Band SFDR vs Intermediate Frequency




Figure 8. Two Tone IMD Spectral Plot






Figure 9. Two Tone IMD Spectral Plot




Figure 11. WCDMA TM1:Single Carrier, PLL Off




Figure 10. WCDMA ACLR vs Intermediate Frequency




Figure 12. WCDMA TM1:Single Carrier, PLL On






Figure 13. WCDMA TM1: Single Carrier, PLL Off




Figure 15. WCDMA TM1:Two Carriers, PLL Off




Figure 14. WCDMA TM1:Single Carrier, PLL On




Figure 16. WCDMA TM1:Two Carriers, PLL On






Figure 17. WCDMA TM1:Four Carriers, PLL Off




Figure 18. WCDMA TM1:Four Carriers, PLL On



TEST METHODOLOGY

Typical AC specifications were characterized with the DAC5688EVM. A sinusoidal master clock frequency is generated by an HP8665B signal generator which drives an Agilent 8133A pulse generator to generate a square wave output clock for the TSW3100 Pattern Generator and EVM input clock. On the EVM, the input clock is driven by an CDCM7005 clock distribution chip that is configured to simply buffer the external clock or divide it down for necessary test configurations.

The DAC5688 output is characterized with a Rohde and Schwarz FSU spectrum analyzer. For WCDMA signal characterization, it is important to use a spectrum analyzer with high IP3 and noise subtraction capability so that the spectrum analyzer does not limit the ACPR measurement.

DEFINITION OF SPECIFICATIONS

Adjacent Carrier Leakage Ratio (ACLR): Defined for a 3.84Mcps 3GPP W-CDMA input signal measured in a 3.84MHz bandwidth at a 5MHz offset from the carrier with a 12dB peak-to-average ratio.

Analog and Digital Power Supply Rejection Ratio (APSRR, DPSRR): Defined as the percentage error in the ratio of the delta IOUT and delta supply voltage normalized with respect to the ideal IOUT current.

Differential Nonlinearity (DNL): Defined as the variation in analog output associated with an ideal 1 LSB change in the digital input code.

Gain Drift: Defined as the maximum change in gain, in terms of ppm of full-scale range (FSR) per °C, from the value at ambient (25°C) to values over the full operating temperature range.

Gain Error: Defined as the percentage error (in FSR%) for the ratio between the measured full-scale output current and the ideal full-scale output current.

Integral Nonlinearity (INL): Defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

Intermodulation Distortion (IMD3, IMD): The two-tone IMD3 or four-tone IMD is defined as the ratio (in dBc) of the worst 3rd-order (or higher) intermodulation distortion product to either fundamental output tone.

Offset Drift: Defined as the maximum change in DC offset, in terms of ppm of full-scale range (FSR) per °C, from the value at ambient (25°C) to values over the full operating temperature range.

Offset Error: Defined as the percentage error (in FSR%) for the ratio of the differential output current (IOUT1-IOUT2) and the mid-scale output current.

Output Compliance Range: Defined as the minimum and maximum allowable voltage at the output of the current-output DAC. Exceeding this limit may result reduced reliability of the device or adversely affecting distortion performance.

Reference Voltage Drift: Defined as the maximum change of the reference voltage in ppm per degree Celsius from value at ambient (25°C) to values over the full operating temperature range.

Spurious Free Dynamic Range (SFDR): Defined as the difference (in dBc) between the peak amplitude of the output signal and the peak spurious signal.

Signal to Noise Ratio (SNR): Defined as the ratio of the RMS value of the fundamental output signal to the RMS sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.



REGISTER DESCRIPTIONS

Register name: STATUS0 - Address: 0x00, Default 0x01

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PLL_lock	unused	unused	Device_ID (2:0)		versio	on(1:0)	
0	0	0	0	0	0	0	1

PLL_lock : Asserted when the internal PLL is locked. (Read Only)

Device_ID(2:0) : Returns '000' for DAC5688. (Read Only)

Version(1:0) : A hardwired register that contains the version of the chip. (Read Only)

version(1:0) Identification

00 PG1.0 Initial Register Set

01 PG2.0 / PG2.1 Revised Register Set

Register name: CONFIG1 Address: 0x01, Default 0x0B

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
insel_m	ode (1:0)	unused	Synchr_clkin	Twos	inv_inclk	interp_va	alule(1:0)
0	0	0	0	1	0	1	1

insel_mode(1:0)

Controls the expected format of the input data. For the interleaved modes, TXENABLE or the MSB of the port that does not have data can be used to tell the chip which sample is the A sample. For TXENABLE the sample aligned with the rising edge is A. For the MSB, it is presumed that this signal will toggle with A and B. The MSB should be '1' for A and '0' for B. (*** See CONFIG23 ***)

insel_mode	Function
00	Normal input on A and B.
01	Interleaved input on A, which is de-interleaved and placed on both A and B data paths. (*** See CONFIG23 ***)
10	Interleaved input on B, which is de-interleaved and placed on both A and B data paths. (*** See CONFIG23 ***)
11	Half rate data on A and B inputs. This data is merge together to form a single stream of data on the A data path.

synchr_clkin : This turns on the synchronous mode of the dual-clock in mode. In this mode, the CLK2/C and CLK1/C must be

synchronous in phase since the slower clock is used to synchronize dividers in the clock distribution circuit.

twos : When set (default), the input data format is expected to be 2's complement. When cleared, the input is expected

to be offset-binary.

inv_inclk : This allows the input clock, the clock driving the input side of the FIFO to be inverted. This allows easier

registering of the data (more setup/hold time) in the single-clock mode of the device

interp_value(1:0)
: These bits define the interpolation factor:

interp_value	Interpolation Factor
00	1X
01	2X
10	4X
11	8X

Product Folder Link(s): DAC5688



Register name: CONFIG2 Address: 0x02, Default 0xE1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
diffclk_ena	clk1_in_ena	clk1c_ in_ena	clko_SE_hold	fir4_ ena	qmc_ offset_ena	qmc_ corr_ena	mixer_ena
1	1	1	0	0	0	0	0

diffclk_ena : When set (default), CLK1 and CLK1C pins are used as a differential clock input. Otherwise, CLK1 pin is used as

a single ended input.

clk1_in_ena : When set (default), the CLKO_CLK1 pin is configured as the CLK1 input. If cleared, the pin is configured to output

an internally generated CLKO as a clock signal for the input data.

clk1c_in_ena : When set (default), the LOCK_CLK1C pin is configured as the CLK1C input. If cleared, the pin is configured to

output the PLL_LOCK status.

clko_SE_hold : When set, the single ended (SE) clock is held to a value of '1' so that the signal doesn't toggle when using the

differential clock input.

fir4_ena : When set, the FIR4 Inverse SINC filter is enabled. Otherwise it is bypassed

qmc_offset_ena : When set, the digital Quadrature Modulator Correction (QMC) offset correction circuitry is enabled.

qmc_corr_ena: When set, the QMC phase and gain correction circuitry is enabled.mixer_ena: When set, the Full Mixer (FMIX) is enabled. Otherwise it is bypassed.

Register name: CONFIG3 Address: 0x03, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
diffclk_dly(1:0)		clko_c	lly(1:0)	Reserved(3:0)			
0	0	0	0	0	0	0	0

diffclk_dly(1:0) : To allow for a wider range of interfacing, the differential input clock has programmable delay added to its tree.

diffclk_dly	Approximate additional delay				
00	0				
01	1.0 ns				
10	2.0 ns				
11	3.0 ns				

clko_dly(1:0) : Same as above except these bits effect the single ended or internally generated clock

Reserved(3:0) : Set to '0000' for proper operation.

Di+ C

D:+ 7

Register name: CONFIG4 Address: 0x04, Default 0x00

Dit 2

Dit 2

	DIL I	DIL 0	טונט	DIL 4	DII 3	DIL Z	DIL I	DIL U
Ser_dac_ data_ena output_delay(1:0)			B_equals_a	A_equals_b	unused	reva	revb	
0 0 0			0	0	0	0	0	

ser_dac_data_ena
 Muxes the ser_dac_data(15:0) to both DACs when asserted.
 output_delay(1:0)
 Delays the output to both DACs from 0 to 3 DAC clock cycles
 B_equals_a
 When set, the DACA data is driving the DACB output.
 A_equals_b
 When set, the DACB data is driving the DACA output.

Di+ E

Bit 4 B_equals_a	Bit 3 A_equals_b	DACB Output	DACA Output	Description
0	0	B data	A data	Normal Output
0	1	B data	B data	Both DACs driven by B data
1	0	A data	A data	Both DACs driven by A data
1	1	A data	B data	Swapped Output

reva : Reverse the input bits of the A input port. MSB becomes LSB.
revb : Reverse the input bits of the B input port. MSB becomes LSB

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated

Di+ 1

Dit 0



Register name: CONFIG5 Ad	ldress: 0x05,	Default 0x22
---------------------------	---------------	--------------

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
sif4	sif_ sync_sig	clkdiv_sync_ena	clkdiv_sync_sel	Reserved	clkdiv_shift	mixer_gain	unused
0	0	1	0	0	0	1	0

sif4 : When set, the serial interface (SIF) is a 4 bit interface, otherwise it is a 3 bit interface.

sif sync sig : SIF created sync signal. Set to '1' to cause a sync and then clear to '0' to remove it.

clkdiv_sync_ena : Enables syncing of the clock divider using the sync or TXENABLE pins when the bit is asserted.

clkdiv_sync_sel : Selects the input pin to sync the clock dividers. (0 = SYNC, 1 = TXENABLE)

Reserved : Clear to '0' for proper operation.

clkdiv_shift : When set, a rising edge on the selected sync (see clkdiv_sync_sel) for the clock dividers will cause a slip in the

synchronous counter by 1T and is useful for multi-DAC time alignment.

mixer_gain : When set, adds 6dB to the mixer gain output.

Register name: CONFIG6 Address: 0x06, Default 0x00 (Synced)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	phaseoffset(7:0)							
0 0 0 0 0 0 0								0

Phaseoffset(7:0) : See CONFIG7 below.

Register name: CONFIG7 Address: 0x07, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
phaseoffset(15:8)								
0	0	0	0	0	0	0	0	

Phaseoffset(15:0)

This is the phase offset added to the NCO accumulator just before generation of the SIN and COS values. The phase offset is added to the upper 16bits of the NCO accumulator results and these 16 bits are used in the sin/cosine lookup tables.

Register name: CONFIG8 Address: 0x08, Default 0x00 (Synced)

Bit / Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit (
phaseadd(7:0)								
0 0 0 0 0 0 0								

Phaseadd(7:0) : See CONFIG11 below.

Register name: CONFIG9 Address: 0x09, Default 0x00 (Synced)

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1								Bit 0			
		phaseadd(15:8)									
	0 0 0 0 0 0 0										

Phaseadd(15:8) : See CONFIG11 below.

Register name: CONFIG10 Address: 0x0A, Default 0x00 (Synced)

	Bit 7	Bit 6	Bit 2	Bit 1	Bit 0				
	phaseadd(23:16)								
0 0 0 0 0 0							0		

Phaseadd(23:16) : See CONFIG11 below.

Register name: CONFIG11 Address: 0x0B, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	phaseadd(31:24)							
0	0	0	0	0	0	0	0	

Product Folder Link(s): DAC5688



Phaseadd(31:0)

: The Phaseadd(31:0) value is used to determine the frequency of the NCO. The two's complement formatted value can be positive or negative and the LSB is equal to Fs/(2^32).

Register name: CONFIG12 Address: 0x0C, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	qmc_gaina(7:0)								
0	0	0	0	0	0	0	0		

qmc_gaina(7:0)

Lower 8 bits of the 11-bit Quadrature Modulator Correction (QMC) gain word for DACA. The upper 3 bits are in the CONFIG15 register. The full 11-bit qmc_gaina(10:0) word is formatted as UNSIGNED with a range of 0 to 1.9990 and the default gain is 1.0000. The implied decimal point for the multiplication is between bit 9 and bit 10. Refer to formatting reference below.

qmc_gaina(10:0) [Binary]	qmc_gaina(10:0) [Decimal]	Format	Gain Value
0000000000	0	0 + 0/1024 =	0.0000000
0000000001	1	0 + 1/1024 =	0.0009766
0111111111	1023	0 + 1023/1024 =	0.9990234
1000000000	[Default] 1024	1 + 0/1024 =	1.0000000
1000000001	1025	1 + 1/1024 =	1.0009766
11111111111	2047	1 + 1023/1024 =	1.9990234

Register name: CONFIG13 Address: 0x0D, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
qmc_gainb(7:0)							
0	0	0	0	0	0	0	0

qmc_gainb(7:0)

: Lower 8 bits of the 11-bit QMC gain word for DACB. The upper 3 bits are in CONFIG15 register. Refer to CONFIG12 above for formatting.

Register name: CONFIG14 Address: 0x0E, Default 0x00 (Synced)

	Bit /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
qmc_phase(7:0)								
0 0 0 0 0 0 0								

qmc_phase(7:0)

Lower 8 bits of the 10-bit Quadrature Modulator Correction (QMC) phase word. The upper 2 bits are in the CONFIG15 register. The full 11-bit **qmc_phase(9:0)** correction word is formatted as two's complement and scaled to occupy a range of -0.125 to 0.12475 and a default phase correction 0.00. To accomplish QMC phase correction, this value is multiplied by the current 'Q' sample, then summed into the 'I' sample. Refer to formatting reference below.

Note: The scaling of the qmc_phase(9:0) word was changed from the PG1.0 and PG2.0 design baselines. The older PG1.0 design range was -0.5 to 0.4990.

qmc_phase(9:0) [Decimal]	Format	Phase Correction
– 512	(-1 + 0/512) / 8 =	-0.1250000
-511	(-1 + 1/512) / 8 =	-0.1234559
-1	(-1 + 511/512) / 8 =	-0.0002441
[Default] 0	(+0 + 0/512) / 8 =	+0.0000000
1	(+0 + 1/512) / 8 =	+0.0002441
511	(+0 + 511/512) / 8 =	+0.1247559
	[Decimal] -512 -5111 [Default] 0	[Decimal] -512



Register name: CONFIG15 Address: 0x0F, Default 0x24 (Synced)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
qmc_phase(9:8)		ase(9:8)	qmc_gaina(10:8)			qmc_gainb(10:8)			
	0	0	1	0	0	1	0	0	

qmc_phase(9:8): Upper 2 bits of qmc_phase term. Defaults to zero.qmc_gaina(10:8): Upper 3 bits of qmc_gaina term. Defaults to unity gain.qmc_gainb(10:8): Upper 3 bits of the qmc_gainb term. Defaults to unity gain.

Register name: CONFIG16 Address: 0x10, Default 0x00 (Synced)

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit									
qmc_offseta(7:0)									
	0 0 0 0 0 0 0								

qmc_offseta(7:0)

Lower 8 bits of the DACA offset correction. The upper 5 bits are in CONFIG18 register. The offset is measured in DAC LSBs.

Register name: CONFIG17 Address: 0x11, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
qmc_offsetb(7:0)							
0 0 0 0 0 0 0							

qmc_offsetb(7:0) : Lower 8 bits of the DACB offset correction. The upper 5 bits are in CONFIG19 register. The offset is measured in DAC LSBs.

Register name: CONFIG18 Address: 0x12, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		qmc_offseta(12:8))		unused	unused	unused
0	0	0	0	0	0	0	0

qmc_offseta(12:8) : Upper 5 bits of the DACA offset correction.

Register name: CONFIG19 Address: 0x13, Default 0x00 (Synced)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		qmc_offsetb(12:8)	unused	unused	unused		
0	0	0	0	0	0	0	0

qmc_offsetb(12:8) : Upper 5 bits of the DACB offset correction.

Register name: CONFIG20 Address: 0x14, Default 0x00

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
ser_dac_data(7:0)							
0 0 0 0 0 0 0							

ser_dac_data(7:0)

Lower 8 bits of the serial interface controlled DAC value. This data is routed to both DACs when enabled via **ser_dac_data_ena** in CONFIG4.



Register name: CONFIG21 Address: 0x15, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ser_dac_data(15:8)							
0	0	0	0	0	0	0	0

ser_dac_data(15:8)

: Upper 8 bits of the serial interface controlled DAC value. This data is routed to both DACs when enabled via **ser_dac_data_ena** in CONFIG4.

Register name: CONFIG22 Address: 0x16, Default 0x15

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
nco_s	el(1:0)	nco_reg	_sel(1:0)	qmcorr_re	eg_sel(1:0)	qmoffset_r	eg_sel(1:0)
0	0	0	1	0	1	0	1

nco_sel(1:0)

Selects the signal to use as the sync for the NCO accumulator.

nco_reg_sel(1:0) qmcorr_reg_sel(1:0) Selects the signal to use as the sync for loading the NCO registers.Selects the signal to use as the sync for loading the QM correction registers.

qmoffsest_reg_sel(1:0)

: Selects the signal to use as the sync for loading the QM offset correction registers.

*_sel (1:0)	Sync selected
00	TXENABLE from FIFO output
01	SYNC from FIFO output
10	sync_SIF_sig (via CONFIG5)
11	Always zero

Register name: CONFIG23 Address: 0x17, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
unused	unused		fifo_sel(2:0)		aflag_ sel	unused	unused
0	0	0	1	0	1	0	1

fifo_sel(2:0)

: Selects the sync source for the FIFO from the table below. For the case where the sync is dependent on the first transition of the input data MSB: Once the transition occurs, the only way to get another sync it to reset the device or to program **fifo_sel** to another value

fifo_sel (2:0)	Sync selected
000	TXENABLE from pin
001	SYNC from pin
010	sync_SIF_sig (via CONFIG5)
011	Always zero
100	1 st transition on DA MSB
101	1 st transition on DB MSB
110	Always zero
111	Always one

aflag_sel

When set, the MSB of the input opposite of incoming data is used to determine the A sample. When cleared, rising edge of TXENABLE is used. Refer to Figure 37.

Register name: CONFIG24 Address: 0x18, Default 0x80

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	fifo_sync	_strt(3:0)		Unused	Unused	Unused	Unused
1	0	0	0	0	0	0	0

fifo_sync_strt(3:0)

When the sync to the FIFO occurs, this is the value loaded into the FIFO output position counter. With this value the initial difference between input and output pointers can be controlled. This may be helpful in syncing multiple chips or controlling the delay through the device.



Register name: CONFIG25 Address: 0x19, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Unused								
0	0	0	0	0	0	0	0	

Register name: CONFIG26 Address: 0x1A, Default 0x0D

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
io_1p8_3p3	Unused	sleepb	sleepa	isbiaslpfb_a	isbiaslpf_b	PLL_ sleep	PLL_ena
0	0	0	0	1	1	0	1

io_1p8_3p3 : Used to program the digital input voltage threshold levels. '0'=3.3V tolerate pads and '1'=1.8V tolerate pads.

Applies to following digital pins: CLKO_CLK1, LOCK_CLK1C, DA[15:0], DB[15:0], SYNC, RESETB, SCLK,

SDENB, SDIO and TXENABLE.

sleepb : When set, DACB is put into sleep mode. Putting the DAC into single DAC mode does not automatically assert this

signal, so for minimum power in single DAC mode, also program this register bit.

sleepa : When set, DACA is put into sleep mode. Note: If DACA channel is in sleep mode (sleepa = '1') the DACB channel

is also forced in to sleep mode.

isbiaslpfb_a : Turns on the low pass filter for the current source bias in the DACA when asserted. The low pass filter will set a

corner at ~472Hz when low and ~95 kHz when high.

isbiaslpfb_b : Turns on the low pass filter for the current source bias in the DACB when asserted. The low pass filter will set a

corner at ~472Hz when low and ~95 kHz when high.

PLL_sleep : When set, the PLL is put into sleep mode. Bypassing the PLL does not automatically but it into sleep mode.

PLL_ena : When set, the PLL is on and its output clock is being used as the DAC clock.

Register name: CONFIG27 Address: 0x1B, Default 0xFF

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Coarse_c	daca(3:0)		coarse_dacb(3:0)				
1	1	1	1	1	1	1	1	

coarse_daca(3:0) : Scales the output current is 16 equal steps.

 $\frac{V_{EXTIO}}{Rbias} \times (DACA_gain + 1)$

coarse_dacb(3:0) : Same as above except for DACB.

Register name: CONFIG28 Address: 0x1C, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved							
0	0	0	0	0	0	0	0

Reserved(7:0) : Set to all zeroes for proper operation.



Register name: CONFIG29 Address: 0x1D, Default 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PLL_m(4:0)						PLL_n(2:0)			
0	0	0	0	0	0	0	0		

PLL_m : M portion of the M/N divider of the PLL thermometer encoded:

PLL_m(4:0)	M value
00000	1
00001	2
00011	4
00111	8
01111	16
11111	32
All other values	Invalid

PLL_n : N portion of the M/N divider of the PLL thermometer encoded. If supplying a high rate CLK2/C frequency, the PLL_n value should be used to divide down the input CLK2/C to maintain a maximum PFD operating of 160 MHz.

PLL_n(2:0)	n value
000	1
001	2
011	4
111	8
All other values	Invalid

PLL Function:

$$f_{\text{vco}} = \left\lceil \frac{(M)}{(N)} \right\rceil \times f_{\text{ref}}$$

where f_{ref} is the frequency of the external DAC clock input on the CLK2/C pins

Register name: CONFIG30 Address: 0x1E, Default 0x00

DIL 1	DIL 0	DII 3	DIL 4	DIL 3	DIL Z	DILI	DIL U
PLL_LPF_ reset	VCO_div2	PLL_g	gain(1:0)		PLL_rai	nge(3:0)	
0	0	0	0	0	0	0	0

PLL_LPF_reset : When set, can be used to hold the PLL loop filter at 0 volts.

Note: This function is not implemented in PG1.0 samples with version(1:0) = '00'.

VCO_div2 : When set, the PLL CLOCK output is 1/2 the PLL VCO frequency. Used to run the VCO at 2X the desired clock

frequency to reduce phase noise for lower DAC clock rates.

PLL_gain(1:0)

Used to adjust the PLL's Voltage Controlled Oscillator (VCO) gain, K_{VCO}. Refer to the Electrical Characteristics table. By increasing the PLL_gain, the VCO can cover a broader range of frequencies; however, the higher gain also increases the phase noise of the PLL. In general, lower PLL_gain settings result in lower phase noise. The K_{VCO} of the VCO can also affect the PLL stability and is used to determine the loop filter components. See section

on determining the PLL filter components for more detail.

PLL_range(3:0) : Used to adjust the bias current of the VCO. By increasing the bias current, the oscillator can reach higher

frequencies. Refer to the Electrical Characteristics table.

'0000' – minimum bias current and lowest VCO frequency range '1111' – maximum bias current and highest VCO frequency range



DETAILED DESCRIPTION

EXAMPLE SYSTEM DIAGRAM




Figure 19. Example System Diagram: Direct Conversion with 8x interpolation

SERIAL INTERFACE

The serial port of the DAC5688 is a flexible serial interface which communicates with industry standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of DAC5688. It is compatible with most synchronous transfer formats and can be configured as a 3 or 4 pin interface by **SIF4** in register **CONFIG5**. In both configurations, **SCLK** is the serial interface input clock and **SDENB** is serial interface enable. For 3 pin configuration, **SDIO** is a bidirectional pin for both data in and data out. For 4 pin configuration, **SDIO** is data in only and **SDO** is data out only.

Each read/write operation is framed by signal **SDENB** (Serial Data Enable Bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1–4 bytes). The first frame byte is the instruction cycle which identifies the following data transfer cycle as read or write, how many bytes to transfer, and what address to transfer the data. Table 1 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 to 5 comprise the data transfer cycle.



Bit	7	6	5	4	3	2	1	0
Description	R/W	N1	N0	A4	A3	A2	A1	A0

R/W

Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from DAC5688 and a low indicates a write operation to DAC5688.

[N1 : N0] Identifies the number of data bytes to be trans

Identifies the number of data bytes to be transferred per Table 2. Data is transferred MSB first.

Table 2. Number of Transferred Bytes Within One Communication Frame

N1	N0	Description
0	0	Transfer 1 Byte
0	1	Transfer 2 Bytes
1	0	Transfer 3 Bytes
1	1	Transfer 4 Bytes

[A4: A0] Identifies the address of the register to be accessed during the read or write operation. For multi-byte transfers, this address is the starting address. Note that the address is written to the DAC5688 MSB first and counts down for each byte

Figure 20 shows the serial interface timing diagram for a DAC5688 write operation. **SCLK** is the serial interface clock input to DAC5688. Serial data enable **SDENB** is an active low input to DAC5688. **SDIO** is serial data in. Input data to DAC5688 is clocked on the rising edges of **SCLK**.




Figure 20. Serial Interface Write Timing Diagram

Figure 21 shows the serial interface timing diagram for a DAC5688 read operation. **SCLK** is the serial interface clock input to DAC5688. **SDIO** is serial data enable **SDENB** is an active low input to DAC5688. **SDIO** is serial data in during the instruction cycle. In 3 pin configuration, **SDIO** is data out from DAC5688 during the data transfer cycle(s), while SDO is in a high-impedance state. In 4 pin configuration, **SDO** is data out from DAC5688 during the data transfer cycle(s). The **SDIO/SDO** data is output on the falling edge of **SCLK**. At the end of the data transfer, SDO will output low on the final falling edge of SCLK until the rising edge of SDENB when it will 3-state.






Figure 21. Serial Interface Read Timing Diagram

FIR FILTERS

Figure 22 shows the magnitude spectrum response for FIR1, a 67-tap interpolating half-band filter. The transition band is from 0.4 to $0.6 \times f_{\text{IN}}$ (the input data rate for the FIR filter) with <0.002-dB of pass-band ripple and > 80-dB stop-band attenuation. Figure 23 shows the transition band region from 0.37 to $0.47 \times \text{fIN}$. Up to $0.458 \times f_{\text{IN}}$ there is less than 0.5 dB of attenuation.

Figure 24 shows the magnitude spectrum response for the 19-tap FIR2 filter. The transition band is from 0.25 to $0.75 \times f_{IN}$ (the input data rate for the FIR filter). For 4x interpolation modes, the composite filter response is shown in Figure 25.

Figure 26 shows the magnitude spectrum response for the 11-tap FIR3 filter. For 8x interpolation modes, the composite filter response is shown in Figure 27.

The DAC5688 also has a 9-tap non-interpolating inverse sinc filter (FIR4) running at the DAC update rate (f_{DAC}) that can be used to flatten the frequency response of the sample and hold output. The DAC sample and hold output set the output current and holds it constant for one DAC clock cycle until the next sample, resulting in the well known $\sin(x)/x$ or $\sin(x)$ frequency response shown in Figure 28 (red dash-dotted line). The inverse sinc filter response (Figure 28, blue dashed line) has the opposite frequency response between 0 to $0.4 \times f_{DAC}$, resulting in the combined response (Figure 28, green solid line). Between 0 to $0.4 \times f_{DAC}$, the inverse sinc filter compensates the sample and hold rolloff with less than 0.03-dB error.

The inverse sinc filter has a gain > 1 at all frequencies. Therefore, the signal input to FIR4 must be reduced from full scale to prevent saturation in the filter. The amount of backoff required depends on the signal frequency, and is set such that at the signal frequencies the combination of the input signal and filter response is less than 1 (0 dB). For example, if the signal input to FIR4 is at $0.25 \times f_{DAC}$, the response of FIR4 is 0.9 dB, and the signal must be backed off from full scale by 0.9 dB. The gain function in the QMC block can be used to set reduce amplitude of the input signal. The advantage of FIR4 having a positive gain at all frequencies is that the user is then able to optimized backoff of the signal based on the signal frequency.

The filter taps for all digital filters are listed in Table 3. Note that the loss of signal amplitude may result in lower SNR due to decrease in signal amplitude.




Figure 22. Magnitude Spectrum for FIR1




Figure 23. FIR1 Transition Band






Figure 24. Magnitude Spectrum for FIR2




Figure 25. 4x Interpolation Composite Response




Figure 26. Magnitude Spectrum for FIR3




Figure 27. 8x Interpolation Composite Response




Figure 28. Magnitude Spectrum for FIR4



Table 3. FIR Filter Coefficients

		Non-Inter Inverse-SI						
FI	FIR1 67 Taps		R2	FI	R3	FIR4 9 Taps		
67 1			aps	11 7	Гарѕ			
2	2	9	9	31	31	1	1	
0	0	0	0	0	0	-4	-4	
-5	-5	-58	-58	-219	-219	13	13	
0	0	0	0	0	0	-50	-50	
11	11	214	214	1212	1212	592 ⁽¹⁾		
0	0	0	0	2048 ⁽¹⁾				
-21	-21	-638	-638					
0	0	0	0					
37	37	2521	2521					
0	0	4096 ⁽¹⁾						
-61	-61							
0	0							
97	97							
0	0							
-148	-148							
0	0							
218	218							
0	0							
-314	-314							
0	0							
444	444							
0	0							
-624	-624							
0	0							
877	877							
0	0							
-1260	-1260							
0	0							
1916	1916							
0	0							
-3372	-3372							
0	0							
10395	10395							
16384 ⁽¹⁾								

⁽¹⁾ Center Taps are highlighted in BOLD.



Full Complex Mixer (FMIX)

The full complex Mixer (FMIX) block uses a Numerically Controlled Oscillator (NCO) with a 32-bit frequency register **freq(31:0)** and a 16-bit phase register **phase(15:0)** to provide sin and cos for mixing. The NCO tuning frequency is programmed in CONFIG8 through CONFIG11 registers. Phase offset is programmed in CONFIG6 and CONFIG7 registers. A block-diagram of the NCO is shown below in Figure 29.




Figure 29. Block-Diagram of the NCO

Synchronization of the NCO occurs by resetting the NCO accumulator to zero. The synchronization source is selected by CONFIG22 **nco_sel(1:0)**. Frequency word **freq** in the frequency register is added to the accumulator every clock cycle, f_{DAC}. The output frequency of the NCO is

$$f_{\text{NCO}} = \frac{f_{\text{ref}} \times f_{\text{NCO_CLK}}}{2^{32}} \tag{1}$$

Treating channels A and B as a complex vector I + I×Q where I(t) = A(t) and Q(t) = B(t), the output of FMIX $I_{OUT}(t)$ and $Q_{OUT}(t)$ is

$$I_{OUT}(t) = \left(I_{IN}(t)\cos(2\pi f_{NCO}t + \delta) - Q_{IN}(t)\sin(2\pi f_{NCO}t + \delta)\right) \times 2^{(\text{mixer_gain} - 1)}$$
(2)

$$Q_{OUT}(t) = \left(I_{IN}(t)\sin(2\pi f_{NCO}t + \delta) - Q_{IN}(t)\cos(2\pi f_{NCO}t + \delta)\right) \times 2^{(mixer_gain - 1)}$$
(3)

Where t is the time since the last resetting of the NCO accumulator, δ is the phase offset value and **mixer_gain** is either 0 or 1. δ is given by:

$$\delta = 2\pi \times \text{phase}(15:0)/2^{16} \tag{4}$$

The maximum output amplitude of FMIX occurs if $I_{IN}(t)$ and $Q_{IN}(t)$ are simultaneously full scale amplitude and the sine and cosine arguments $2\pi f_{NCO}t + \delta (2N-1)\times \pi/4 (N=1,2,...)$.

With CONFIG5 **mixer_gain** = 0, the gain through FMIX is sqrt(2)/2 or -3 dB. This loss in signal power is in most cases undesirable, and it is recommended that the gain function of the QMC block be used to increase the signal by 3 dB to compensate. With **mixer_gain** = 1, the gain through FMIX is sqrt(2) or + 3 dB, which can cause clipping of the signal if $I_{IN}(t)$ and $Q_{IN}(t)$ are simultaneously near full scale amplitude and should therefore be used with caution.



Quadrature Modulator Correction (QMC)

The Quadrature Modulator Correction (QMC) block provides a means for changing the phase balance of the complex signal to compensate for I and Q imbalance present in an analog quadrature modulator. The block diagram for the QMC block is shown in Figure 30. The QMC block contains 3 programmable parameters. Registers qmc_gaina(10:0) and qmc_gainb(10:0) control the I and Q path gains and are 11 bit values with a range of 0 to approximately 2.0. Note that the I and Q gain can also be controlled by setting the DAC full scale output current (see below). Register qmc_phase(9:0) controls the phase imbalance between I and Q and is a 10-bit value with a range of -1/8 to approximately +1/8. LO feedthrough can be minimized by adjusting the DAC offset feature described below.




Figure 30. QMC Block Diagram

DAC Offset Control

Registers **qmc_offseta(12:0)** and **qmc_offsetb(12:0)** control the I and Q path offsets and are 13-bit values with a range of –4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion. The **qmc_gaina** and **qmc_gainb** registers can be used to backoff the signal before the offset to prevent saturation when the offset value is added to the digital signal.




Figure 31. DAC Offset Block



CLOCK MODES

The DAC5688 supports several different clocking modes for generating the internal clocks for the logic and DAC. The clocking modes are selected by programming the register bits below and summarized in Table 4.

Register Control Bits
CONFIG1 Synchr_clkin

CONFIG2 clk1_in_ena, clk1c_in_ena, diffclk_ena

CONFIG26 PLL ena

Table 4. Summary of Clock Modes and Options

		CLKO_	Programming Bits						
Clocking Mode	Option	CLK1 I/O	Synchr_clkin	clk1_in_en	clk1c_in_ena	diffclk_ena	PLL_ena		
Dual Synchronous Clock Mode	Diff. CLK1	Input	1	1	1	1	0		
S/E CL		Input	1	1	Х	0	0		
Dual Clock Mode	Diff. CLK1	Input	0	1	1	1	0		
	S/E CLK1	Input	0	1	Х	0	0		
External Clock Mode	CLKO	Output	0	0	Х	0	0		
PLL Clock Mode	Diff. CLK1	Input	0	1	1	1	1		
	S/E CLK1	Input	0	1	Х	0	1		
	CLKO	Output	0	0	Х	0	1		

DUAL SYNCHRONOUS CLOCK MODE

In DUAL SYNCHRONOUS CLOCK MODE, the user provides the CLK2/C clock signal at the DAC sample rate and also provides a divided down CLK1 at the input data rate. Refer to Figure 16 for the timing diagram. In this mode the relationship between CLK2 and CLK1 (t_align) is critical and used as a synchronizing mechanism for the internal logic. This facilitates multi-DAC synchronization by using dual external clock inputs CLK1 and CLK2 while FIFO data is always written and read from location zero. It is highly recommended that a clock synchronizer device such as the CDCM7005 provide both CLK2/C and CLK1 inputs. Also recommended is the use of the Differential CLK1 option to ensure proper skews between the two clock inputs.

DUAL CLOCK MODE

In DUAL CLOCK MODE, the user provides the CLK2/C clock signal at the DAC sample rate and also provides a divided down CLK1 at the input data rate. Refer to Figure 16 for the timing diagram. Unlike the DUAL SYNCHRONOUS CLOCK MODE, the t_align parameter is not critical because these clocks are not used as a synchronizing mechanism for the internal logic and the FIFO is used as an elastic buffer for the data. Synchronizing in this mode is provided by separate control inputs.




Figure 32. DUAL (SYNCHRONOUS) CLOCK MODE Timing Diagram

EXTERNAL CLOCK MODE

In EXTERNAL CLOCK MODE, the user provides a clock signal at the DAC output sample rate through CLK2/C. The CLKO_CLK1 pin is configured as an output in this mode and will toggle at a required frequency for the configured interpolation rate and data mode. The CLKO_CLK1 clock can be used to drive the input data source (such as digital upconverter) that sends the data to the DAC. Note that the CKO_CLK1 delay relative to the input CLK2 rising edge (T_{d(CLKO)}) in Figure 33) will increase with increasing loads.




Figure 33. EXTERNAL CLOCK MODE Timing Diagram

PLL CLOCK MODE

In PLL CLOCK MODE, the user provides an external reference clock to the CLK2/C input pins. Refer to Figure 34. An internal clock multiplying PLL uses the lower-rate reference clock to generate a high-rate clock for the DAC. This function is very useful when a high-rate clock is not already available at the system level; however, the internal VCO phase noise in PLL Clock Mode may degrade the quality of the DAC output signal when compared to an external low jitter clock source.




Figure 34. PLL CLOCK MODE Timing Diagram

The internal PLL has a type four phase-frequency detector (PFD) comparing the CLK2/C reference clock with a feedback clock to drive a charge pump controlling the VCO operating voltage and maintaining synchronization between the two clocks. An external low-pass filter is required to control the loop response of the PLL. See the Low-Pass Filter section for the filter setting calculations. This is the only mode where the LPF filter applies.

The input reference clock N-Divider is selected by CONFIG29 **PLL_n(2:0)** for values of $\div 1$, $\div 2$, $\div 4$ or $\div 8$. The VCO feedback clock M-Divider is selected by CONFIG29 **PLL_m(4:0)** for values of $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$ or $\div 32$. The combination of M-Divider and N-Divider form the clock multiplying ratio of M/N. If the reference clock frequency is greater than 160MHz, use a N-Divider of $\div 2$, $\div 4$ or $\div 8$ to avoid exceeding the maximum PFD operating frequency.

For DAC sample rates less than the maximum VCO operating frequency of 910/2 or 455 MHz. The phase noise of PLL may improved by using the output divider via CONFIG30 VCO_div2. If not using the PLL, clear CONFIG26 PLL_ena and set CONFIG26 PLL_sleep to reduce power consumption. In some cases, it may be useful to reset the VCO control voltage by toggling CONFIG30 PLL_LPF_reset.






Figure 35. Functional Block Diagram for PLL

DATA BUS MODES

The DAC5688 supports three DATA BUS MODES:

- 1. DUAL BUS MODE
- 2. INTERLEAVED BUS MODE
- 3. HALF RATE BUS MODE

DUAL BUS MODE

In DUAL BUS MODE, the user inputs data on both DA[15:0] and DB[15:0] ports. This mode is selected by setting CONFIG1 **insel_mode(1:0)** = '00'. Refer to Figure 36.




Figure 36. DUAL BUS MODE (PLL Clock Mode)



INTERLEAVED BUS MODE

In INTERLEAVED BUS MODE, the user inputs dual-channel data as an interleaved single data stream to either DA[15:] or DB[15:0] ports. The DAC5688 de-interleaves the input data stream and routes to both A and B data paths. For input data on DA[15:0], set CONFIG1 <code>insel_mode[15:0] = '01'</code>. For input data on DB[15:0], set CONFIG1 <code>insel_mode[15:0] = '10'</code>. In this bus mode, a separate input flag is required to distinguish an A sample from a B sample in the interleaved data stream. This flag can either be the single event rising edge of TXENABLE or the continuous toggling MSB of the port inactive data port. For the TXENABLE flag option, set the CONFIG23 <code>aflag_sel</code> bit and the A sample will be expected to be aligned with the rising edge of TXENABLE. For the toggling MSB option, clear the CONFIG23 <code>aflag_sel</code> bit and the A sample will be expected for each '1' of the MSB with the B sample is flagged for each '0' of the MSB. Refer to Figure 37.




Figure 37. INTERLEAVED BUS MODE on DA[15:0] port (PLL Clock Mode)

HALF RATE BUS MODE

In HALF RATE BUS MODE, the user inputs data on both DA[15:0] and DB[15:0] ports at half rate and input logic merges both data streams into one DAC channel (A). This mode is selected by setting CONFIG1 insel_mode[15:0] = '11'. Refer to Figure 38.




Figure 38. HALF RATE BUS MODE (PLL Clock Mode)



CLK2 and CLK2C Inputs

Figure 39 shows an equivalent circuit for the DAC input clock (CLK2/C).




Figure 39. CLK2/C Equivalent Input Circuit

Figure 40 shows the preferred configuration for driving the CLK2/CLK2C input clock with a differential ECL/PECL source.




Figure 40. Preferred Clock Input Configuration With a Differential ECL/PECL Clock Source



CLKO_CLK1 and LOCK_CLK1C Pins

Figure 41 shows the functionality of the CLKO_CLK1 and LOCK_CLK1C pins. Refer to Table 4. The controls for these pins are found in the CONIFG2 register and are used in selection of device clocking mode. In single-ended mode (CONFIG2 diffclk_ena = '0') refer to Figure 43, both CLKO_CLK1 and LOCK_CLK1C pins have an internal pull-down resistor approximately equivalent to $100k\Omega$.




Figure 41. CLKO_CLK1 and LOCK_CLK1C pins bi-directional control

In differential mode (CONFIG2 diffclk_ena = '1') the CLKO_CLK1 and LOCK_CLK1C input pins are configured as a differential CLK1/C clock input. Refer Figure 39 for the equivalent circuit.




Figure 42. CLKO_CLK1 and LOCK_CLK1C Differential Input Mode Equivalent Circuit



CMOS DIGITAL INPUTS

Figure 43 shows a schematic of the equivalent CMOS digital inputs of the DAC5688. SDIO, SCLK, SYNC, TXENABLE, DA[15:0] and DB[15:0] have pull-down resistors while RESETB and SDENB have pull-up resistors internal the DAC5688. See specification table for logic thresholds. The pull-up and pull-down circuitry is approximately equivalent to $100k\Omega$.

The input switches levels for all CMOS digital inputs can be changed from 3.3V input levels to 1.8V input levers by programming the CONFIG26 **io_1p8_3p3** register bit. If **io_1p8_3p3** is cleared, the input thresholds are set for 3.3V CMOS levels. If **io_1p8_3p3** is set, the input thresholds are set for 1.8V levels.




Figure 43. CMOS/TTL Digital Equivalent Input

REFERENCE OPERATION

The DAC5688 uses a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor R_{BIAS} to pin BIASJ. The bias current I_{BIAS} through resistor R_{BIAS} is defined by the on-chip bandgap reference voltage and control amplifier. The default full-scale output current equals 16 times this bias current and can thus be expressed as:

$$IOUT_{FS} = 16 \times I_{BIAS} = 16 \times V_{EXTIO} / R_{BIAS}$$

Each DAC has a 4-bit independent coarse gain control via **coarse_daca(3:0)** and **coarse_dacb (3:0)** in the CONFIG27 register. Using gain control, the IOUT_{ES} can be expressed as:

$$\begin{aligned} \text{IOUTA}_{\text{FS}} &= (\text{DACA_gain} + 1) \times \text{I}_{\text{BIAS}} = (\text{DACA_gain} + 1) \times \text{V}_{\text{EXTIO}} / \text{R}_{\text{BIAS}} \\ \text{IOUTB}_{\text{FS}} &= (\text{DACB_gain} + 1) \times \text{I}_{\text{BIAS}} = (\text{DACB_gain} + 1) \times \text{V}_{\text{EXTIO}} / \text{R}_{\text{BIAS}} \end{aligned}$$

where V_{EXTIO} is the voltage at terminal EXTIO. The bandgap reference voltage delivers an accurate voltage of 1.2 V. This reference is active when terminal EXTLO is connected to AGND. An external decoupling capacitor C_{EXT} of 0.1 μF should be connected externally to terminal EXTIO for compensation. The bandgap reference can additionally be used for external reference operation. In that case, an external buffer with high impedance input should be applied in order to limit the bandgap load current to a maximum of 100 nA. The internal reference can be disabled and overridden by an external reference by connecting EXTLO to AVDD. Capacitor C_{EXT} may hence be omitted. Terminal EXTIO thus serves as either input or output node.

The full-scale output current can be adjusted from 20 mA down to 2 mA by varying resistor R_{BIAS} or changing the externally applied reference voltage. The internal control amplifier has a wide input range, supporting the full-scale output current range of 20 dB.

DAC TRANSFER FUNCTION

The CMOS DAC's consist of a segmented array of NMOS current sinks, capable of sinking a full-scale output current up to 20 mA. Differential current switches direct the current to either one of the complementary output nodes IOUT1 or IOUT2. (DACA = IOUTA1 or IOUTA2 and DACB = IOUTB1 or IOUTB2.) Complementary output currents enable differential operation, thus canceling out common mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, even order distortion components, and increasing signal output power by a factor of two.



The full-scale output current is set using external resistor RBIAS in combination with an on-chip bandgap voltage reference source (+1.2 V) and control amplifier. Current I_{BIAS} through resistor R_{BIAS} is mirrored internally to provide a maximum full-scale output current equal to 16 times I_{BIAS} .

The relation between IOUT1 and IOUT2 can be expressed as:

$$IOUT1 = -IOUT_{FS} - IOUT2$$

We will denote current flowing into a node as – current and current flowing out of a node as + current. Since the output stage is a current sink the current can only flow from AVDD into the IOUT1 and IOUT2 pins. The output current flow in each pin driving a resistive load can be expressed as:

$$IOUT1 = IOUT_{FS} \times (65536 - CODE) / 65536$$

$$IOUT2 = IOUT_{FS} \times CODE / 65536$$

where CODE is the decimal representation of the DAC data input word.

For the case where IOUT1 and IOUT2 drive resistor loads R_L directly, this translates into single ended voltages at IOUT1 and IOUT2:

VOUT1 = AVDD
$$- | IOUT1 | \times R_L$$

VOUT2 = AVDD $- | IOUT2 | \times R_L$

Assuming that the data is full scale (65536 in offset binary notation) and the R_L is 25 Ω , the differential voltage between pins IOUT1 and IOUT2 can be expressed as:

VOUT1 = AVDD
$$-$$
 | $-$ 0mA | \times 25 Ω = 3.3 V
VOUT2 = AVDD $-$ | $-$ 20mA | \times 25 Ω = 2.8 V
VDIFF = VOUT1 $-$ VOUT2 = 0.5V

Note that care should be taken not to exceed the compliance voltages at node IOUT1 and IOUT2, which would lead to increased signal distortion.

DAC OUTPUT SINC RESPONSE

Due to sampled nature of a high-speed DAC's, the well known $\sin(x)/x$ (or SINC) response can significantly attenuate higher frequency output signals. Refer to Figure 44 which shows the unitized SINC attenuation roll-off with respect to the final DAC sample rate in 4 Nyquist zones. For example, if the final DAC sample rate $F_S = 1.0$ GSPS, then a tone at 440MHz will be attenuated by 3.0dB. Although the SINC response can create challenges in frequency planning, one side benefit is the natural attenuation of Nyquist images. The increased over-sampling ratio of the input data provided by the DAC5688's 2x, 4x and 8x digital interpolation modes improve the SINC roll-off (droop) within the original signal's band of interest.




Figure 44. Unitized DAC sin(x)/x (SINC) Response



ANALOG CURRENT OUTPUTS

Figure 45 shows a simplified schematic of the current source array output with corresponding switches. Differential switches direct the current of each individual NMOS current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches, and is typically >300 k Ω in parallel with an output capacitance of 5 pF.

The external output resistors are referred to an external ground. The minimum output compliance at nodes IOUT1 and IOUT2 is limited to $AVDD-0.5\ V$, determined by the CMOS process. Beyond this value, transistor breakdown may occur resulting in reduced reliability of the DAC5688 device. The maximum output compliance voltage at nodes IOUT1 and IOUT2 equals $AVDD+0.5\ V$. Exceeding the minimum output compliance voltage adversely affects distortion performance and integral non-linearity. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at IOUT1 and IOUT2 does not exceed $0.5\ V$.




Figure 45. Equivalent Analog Current Output

The DAC5688 can be easily configured to drive a doubly terminated 50Ω cable using a properly selected RF transformer. Figure 46 and Figure 47 show the 50Ω doubly terminated transformer configuration with 1:1 and 4:1 impedance ratio, respectively. Note that the center tap of the primary input of the transformer has to be connected to AVDD to enable a cd current flow. Applying a 20mA full-scale output current would lead to a 0.5 V_{PP} for a 1:1 transformer and a 1 V_{PP} output for a 4:1 transformer. The low dc-impedance between IOUT1 or IOUT2 and the transformer center tap sets the center of the ac-signal at AVDD, so the 1 V_{PP} output for the 4:1 transformer results in an output between AVDD + 0.5 V and AVDD – 0.5 V.






Figure 46. Driving a Doubly Terminated 50Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 47. Driving a Doubly Terminated 50Ω Cable Using a 4:1 Impedance Ratio Transformer



RECOMMENDED STARTUP SEQUENCE

The following startup sequence is recommend to initialization the DAC5688:

- 1. Supply all 1.8V (CLKVDD, DVDD, VFUSE) and 3.3V (AVDD and IOVDD) voltages.
- 2. Toggle RESETB pin for a minimum 25 nSec active low pulse width.
- 3. Provide a stable CLK2/C input clock.
- 4. Program all desired SIF registers.
- 5. Provide a sync signal to all digital blocks. The sync input source may be either TXENABLE pin, SYNC pin or a software sync via CONFIG5 sif_sync_sig bit; however, only the TXENABLE or SYNC pins are recommended for multi-DAC synchronization. Refer to CONFIG5, CONFIG22 and CONFIG23 registers for sync source selection. Note: Registers CONFIG6 through CONFIG13 all require a sync input to transfer the contents of the control register inputs to the active digital blocks.
- 6. Provide data flow.

If the system has two or more DACs requiring synchronization, perform the following example steps if the SYNC pin is used as the sync source for each DAC. The scheme relies on simultaneous toggling of SYNC inputs to each DAC.

- 1. Set CONFIG5 clkdiv_sync_ena = '1' and clkdiv_sync_sel = '0'. [Enable sync and select SYNC source for clock dividers]
- 2. Set CONFIG22 = 0x55 [Select SYNC pin as sync source for NCO and QMC]
- 3. Set CONFIG23 fifo_sel(2:0) = '001' [Select SYNC pin as sync source for FIFO]
- 4. Toggle SYNC pin [sync the clock dividers]
- 5. Set CONFIG5 clkdiv_sync_ena = '0' [Disable sync of clock dividers]
- 6. Toggle SYNC pin [sync the FIFO]
- 7. Set CONFIG23 fifo_sel(2:0) = '011' [Set FIFO sync source to 'Always zero']
- 8. Toggle SYNC pin [sync the NCO and QMC blocks]

All DACs will now be synchronized. If the TXENABLE pin is used as the sync source, change the associated control registers to map TXENABLE as the sync source. Software sync is not recommended for multi-DAC synchronization.

Copyright © 2007–2008, Texas Instruments Incorporated



DESIGNING THE PLL LOOP FILTER

To minimize phase noise given for a given f_{DAC} and M/N, the values of **PLL_gain** and **PLL_range** are selected so that G_{VCO} is minimized and within the MIN and MAX frequency for a given setting.

The external loop filter components C1, C2, and R1 are set by the G_{VCO} , M/N, the loop phase margin ϕ_d and the loop bandwidth ω_d . Except for applications where abrupt clock frequency changes require a fast PLL lock time, it is suggested that ϕ_d be set to at least 80 degrees for stable locking and suppression of the phase noise side lobes. Phase margins of 60 degrees or less can be sensitive to board layout and decoupling details.

See Figure 48 for the recommend external loop filter topology. C1, C2, and R1 are calculated by the following equations

C1 =
$$\tau 1 \left(1 - \frac{\tau 2}{\tau 3} \right)$$
 C2 = $\frac{\tau 1 - \tau 2}{\tau 3}$ R1 = $\frac{\tau 3^2}{\tau 1 (\tau 3 - \tau 2)}$ (5)

where

$$\tau 1 = \frac{K_d K_{vco}}{\omega_d^2} \left(\tan \varphi_d + \sec \varphi_d \right) \qquad \tau 2 = \frac{1}{\omega_d \left(\tan \varphi_d + \sec \varphi_d \right)} \qquad \tau 3 = \frac{\tan \varphi_d + \sec \varphi_d}{\omega_d} \tag{6}$$

charge pump current: $I_{qp} = 1$ mA vco gain: $K_{VCO} = 2\pi \times G_{VCO}$ rad/V PFD Frequency: $\omega_d \le 160$ MHz

phase detector gain: $K_d = I_{qp} \div (2 \times \pi \times M)$ A/rad

An Excel spreadsheet is provided by Texas Instruments for automatically calculating the values for C1, R1 and C2.




Figure 48. Recommended External Loop Filter Topology

42





18-Nov-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC5688IRGCR	ACTIVE	VQFN	RGC	64	2000	TBD	Call TI	Call TI
DAC5688IRGCRG4	ACTIVE	VQFN	RGC	64	2000	TBD	Call TI	Call TI
DAC5688IRGCT	ACTIVE	VQFN	RGC	64	250	TBD	Call TI	Call TI
DAC5688IRGCTG4	ACTIVE	VQFN	RGC	64	250	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration .
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated